



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/385,014	08/27/1999	NAOHARU SHINOZAKI	P8075-9014	8603

7590 01/09/2006  
ARENT FOX KINTNER PLOTKIN & KAHN PLLC  
1050 CONNECTICUT AVENUE, N.W.  
SUITE 400  
WASHINGTON, DC 20036-5339

EXAMINER

LE, DINH THANH

ART UNIT	PAPER NUMBER
----------	--------------

2816

DATE MAILED: 01/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/385,014

Applicant(s)

SHINOZAKI, NAOHARU

Examiner

DINH T. LE

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10/21/06.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2 and 4-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-2 and 4-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

Art Unit: 2816

***NON-FINAL REJECTION***

***Claims Rejections***

***Claim Rejections - 35 USC 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-2, 4-5 and 16-21 are rejected under 35 USC 103(a) as being unpatentable over Takahashi et al (JP40927070).

Takahashi et al teaches an amplifier circuit in Figures 1-5 comprising a differential circuit (N3, N4, P3, P4), a current regulating circuit (P2, N6), a constant current source (P1, N5) and *an inverter (V, V61) coupled to the drain of the transistors (P2, N6) for generating a data strobe signal* but does not disclose the limitation of that the regulating circuit current increases an amount of the current flowing through the differential circuit to be increase in response to the data strobe signal when the first transistor changes its state from an activated state in response to an external signal and the node signal rises, such that only rising delay time of the node signal is shortened. For example, the circuits in Figures 1 and 4 of Takashi have the structure similar to the structure of the claimed circuit as shown in Figures 6-7 of the present invention with the exception of that Takashi employs three feedback delay elements (V3-V4) in the feedback loop for adjusting the phase relationship between the input and the output. In order to meet the above

Art Unit: 2816

recited limitation, no feedback delay elements should be used in the circuit of Takahashi et al.

Since the delay elements (V3-V5) are used in the circuit of Takashi for the purpose of calibrating the phase, a skilled artisan realizes that they may be removed in order to accommodate with the required specification of the predetermined system in which the circuit of Takahashi et al is to be used. Thus, removing the feedback delay elements of Takahashi et al, i.e., for providing an optimum phase relationship between the input signal and the output signal as required by a predetermined system in which the circuit of Takahashi et al is to be used is considered to be a matter of a design expedient for an engineer. *In re Boesch*, 617F.2d272.205USPQ215(CCPA 1980). It would have been obvious to a person having skill in the art at the time the invention was made to remove the feedback delay elements of Takahashi et al for the purpose of providing an optimum phase relationship between the input and the output in order to accommodate with the requirement of a predetermined system. Noted that the regulating circuit current (P2, N6) of the modified circuit of Takashi et al including one selected inverter would “increases an amount of the current flowing through the differential circuit to be increase in response to the node signal rises when the first transistor changes its state from an activated state in response to an external signal, such that only rising delay time of the node signal is shortened as claimed.

Claims 6-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Figure 1 of the applicant admitted prior art in view of Takahashi et al (JP40927070).

Figure 1 of the admitted prior art shows a circuit comprising the amplifier (2a), and a processing signal circuit or a latch circuit (3) but does not discloses that the amplifiers have a current regulating circuit increases an amount of the current flowing through the differential circuit in response to the node signal such that only rising delay time of the node signal is

Art Unit: 2816

shortened. Takahashi et al teaches a modified amplifier circuit as discussed above. It would have been obvious to a person having skill in the art at the time the invention was made to employ the modified amplifier circuit taught by Takahashi et al in the circuit of the admitted prior art for the purpose of increase the speed of cycle time. Note that, as notoriously well known in the art, the latch circuit or the processing signal circuit of the admitted prior art can be duplicated to provide more output signals. Thus, duplicating the latch circuit of the circuit of the admitted prior art is a common practice for an engineer is considered to be a matter of the design expedient for the engineer depending upon a particular application. See *St. Regis Paper Co. v. Bemis Co.*, 193 USPQ 8. Noting that the phase difference between the output signal and the output signal of Takahashi et al is adjustable using the inverters. Therefore, adjusting the output phase same as the input phase for a particular environment would have been obvious to a person having skill in the art.

***Response to Applicant's Argument***

The applicant argues that Takahashi fails to provide a data strobe signal generated by the inverter to the current regulating circuit and fails to achieve the high-speed operation because the delay group (DL2, DL1) is used in the feedback loop. The argument is not persuasive because the recited data strobe signal is read on the signal (N2, N6) as shown on Figures 1 and 4 of Takahashi. Since the delay elements (DL1, DL2) of Takahashi are used to calibrate the phase, removing them from the circuit for providing an optimum phase relationship between the input and output in order to accommodate with the requirement of a predetermined system is considered to be a matter of a design expedient and would have been obvious at the time the invention was made. Obviously, removing the delay elements (DL1, DL2) would increase the operation speed.

### ***CONCLUSION***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to DINH T. LE whose telephone number is (571) 272-1745. The examiner can normally be reached on Monday-Friday (8AM-7PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, TIMOTHY CALLAHAN can be reached at (571) 272-1740.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free)

*2 January 2006*

A handwritten signature in black ink, appearing to read 'Dinh T. Le', with a long horizontal flourish extending to the right.

DINH T. LE  
PRIMARY EXAMINER